Figure 1A

(PRIOR ART)

**Figure 1B**
(PRIOR ART)

Figure 2A

Figure 2B

Figure 3

Figure 4

500

510

505

530

515

COMMAND AND
CONTROL
CIRCUITRY

535

ADDRESS

PROCESSOR

ROW DECODER

MEMORY
ARRAY

540

DATA

545

CONTROL

520

COLUMN DECODER

Figure 5